Globe NewswireLNA WorldTechnology

Alchip Opens 3DIC ASIC Design Services

90

Proven AI and HPC ASIC Design Flow Production-ready

3DIC cross-section

Alchip’s newly available 3DIC design flow addresses power integration challenges, including static and dynamic IR drop, power noise propagation between the bottom and top die, and different power domains among top and bottom dies and a shared ground plane.
Alchip’s newly available 3DIC design flow addresses power integration challenges, including static and dynamic IR drop, power noise propagation between the bottom and top die, and different power domains among top and bottom dies and a shared ground plane.

Taipei, Taiwan, Jan. 16, 2025 – Alchip Technologies, Limited, the high-performance ASIC leader, has formally opened its three-dimensional integrated circuit (3DIC) design services for the latest high-performance ASICs targeting AI and high-performance computing (HPC) applications.

3DIC design refers to a cutting-edge semiconductor technology where multiple integrated circuits (ICs) are stacked vertically within a single package. This approach uses through-silicon vias (TSVs) and hybrid bonding to integrate the stacked chips, enabling faster data transfer, reduced power consumption, and a smaller footprint compared to traditional two-dimensional designs. Future designs for these applications will require high performance and efficiency in cloud and networking infrastructure, mobile devices, and graphics processing units (GPUs).

Alchip’s silicon-proven 3DIC design flow has optimized selected 3DIC designs along three critical dimensions: power delivery, die-to-die electrical interconnect, and system-wide thermal characterization.

The new 3DIC design flow’s power delivery module encompasses power integrity, power grid design (including through-silicon-via distribution), and power integrity simulation and sign-off capabilities.

Die-to-die electrical interconnect capabilities identify and rectify low clock skew across dies, process variation immunity, noise immunity, data transmission across different power domains, and inter-die setup/hold timing margin.  This capability also addresses power-performance-area (PPA) optimized IO cells for clock and data, as well as redundancy strategies.

Alchip’s 3DIC design flow also covers thermal characterization to increase power density, perform 3D non-uniform power mapping, mitigate 3D thermal crosstalk effects, and provide package and system cooling solution modeling.

“Alchip has been collaborating for many years with our EDA, foundry, and OSAT partners to accelerate multi-die designs,” explained Erez Shaizaf, Alchip’s chief technology officer.  “Now, those many months of hard work have culminated in providing the high-performance ASIC market with a design flow that cost-efficiently takes on the complexity of next generation 3DIC ASIC designs.”

Related Articles

BooksGlobe NewswireLNA World

Healing Isn’t A Solitary Act: New Memoir NO JOURNEY IS DONE ALONE Explores How Connection Breeds Resilience, Recovery, and Renewal

Retired police officer turned fitness professional shares healing journey in new book...

Globe NewswireHealthcareLNA World

Calgary Health Foundation announces leadership transition

The following statement comes from Rob Peabody, Chair of the Board of...

BusinessGlobe NewswireLNA World

Willow Bridge Property Company Celebrates 60 Years of Excellence in Multifamily

Caption: Willow Bridge Property Company’s new development, The Park at Katy Trail,...